Memory is one of the basic computer components that is intensively accessed. Therefore, it is more likely to be affected by manufacturing faults rather than other components in the System on Chip (SoC). Memory Built-in Self Test (MBIST) is the most commonly used to test embedded memories. Although many algorithms were developed for MBIST, only few of these techniques focus on reducing the test power which plays an important role in evaluating the effectiveness of the test. This paper deals with reducing the switching activity in the address bus when testing SRAM of personal devices. The MBIST architecture was programmed using VHDL and then five address generators were simulated using Xilinx ISE tools and compared with each others in terms of their switching activity which is proportional to the test power.

عنوان المؤتمر

2011 ACM conference on Innovation in Computing and Engineering Machinary (CICEM),

دولة المؤتمر

الأردن

تاريخ المؤتمر

5 سبتمبر، 2011 - 8 سبتمبر، 2011

راعي المؤتمر

ACM